

Copyright © 2024 Nanjing Senasic Electronic Technology Co.,Ltd.

SNP739

Highly integrated tire pressure monitoring sensor

SNP739 Datasheet

Release version: Version 2.2 Release date: 2023-06-02

Copyright © 2024 Nanjing Senasic Electronic Technology Co.,Ltd. All rights reserved.

No part of this document shall be excerpted, translated, reproduced, transmitted, or disseminated by any organization, company, or individual in any form or by any means without the prior written consent of Nanjing Senasic Electronic Technology Co.,Ltd.

Consultation Information

For further information on technical support, delivery and prices, please call the national consultation hotline: *021-5061-0206*, or you can obtain relevant support by email *info@senasic.com*.

Important Notice

SERNASIC 金捷 and other SENASIC icons are trademarks of Nanjing Senasic Electronic Technology Co.,Ltd. (former Ningbo SENASIC Electronic Technology Co., Ltd.abbreviated as SENASIC).

The purchased products, services and features are stipulated by the contract made between SENASIC and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The content of this document may be changed due to product version upgrades, adjustments, or other reasons.Unless otherwise agreed, this document is used as Use guide only, all statements, information,

and recommendations in this document do not constitute a warranty of any kind, express or implied.

Features

- Calibrated pressure sensor for absolute pressure measurement with optional measurement range:900kPa/1900kPa
- Temperature and supply voltage sensors
- XZ-axis accelerometer with calibration
- 12-bit analog-to-digital converter(ADC12)
- **RF Transmitter**
	- On chip PA
	- 315/433MHz supported
	- Support ASK/FSK modulation
	- Support Manchester/PWM/Bi-Phase/ Mark-space encoding
- **LF Receiver**
	- Support LF programming
	- 3.9kbps/6.5kbps supported
	- Manchester encoding
	- Carrier or telegram wakeup supported
- Support Wheel Auto Mapping(WAM)
- On chip RC oscillator
	- 4kHz/39kHz/2MHz
- **MCU**
	- Based on 8051 core
	- 16K Bytes Flash
	- 256 Bytes data RAM and 128 Bytes retention RAM
	- 6 GPIOs,all GPIOs support low power wakeup
	- SPI/UART/I2C interface supported
- Standby current 0.25µA
- Package: LGA 24pins. 6.0mmx5.0mmx1.9mm

Applications

- Tire Pressure Monitoring sensor
- MEMS sensing

Contents

List of Tables

List of Figures

List of Abbreviations (keyword:TPMS)

1 Introduction

SNP739 consists of 16k Flash memory, interrupt bus, configuration registers and control bus which operate the analogue circuitry all of which are controlled via an 8-bit integrated microcontroller.

The micro is clocked by a tunable oscillator with a selectable center frequency. The motion detection is achieved via accelerometer.

Measurements of pressure, acceleration, temperature, and battery voltage are performed under software control, allowing the application software to format and prepare the data for RF transmission.

A software defined wakeup mechanism is developed for minimizing power consumption. An Interval timer controls the timing of measurements and transmissions.

For smart manage SNP739 work load, accelerometer motion and phase location detection integrated in SNP739. And both tire roll status detection and WAM are supported, with no addition accelerometer need.

Embedded LF receiver can help SNP739 to wake up at regular intervals and it works independently with no CPU aids at any time of user definition timeout period, thus helps power saving greatly, The LF receiver supports wireless Flash programming to the chip without I2C communication which demonstrates high efficiency in customer firmware development phase. The integrated microcontroller's instruction set is compatible to the standard 8051 processor. It is equipped with hardware Manchester, bi-phase encoder/ decoder and CRC generator and checker, which enable easy implementations of customer specific applications.

The low-power RF Transmitter for 315 and 434 MHz contains a fully integrated PLL synthesizer, an ASK/FSK modulator and an efficient power amplifier.

On-chip Flash memory stores the customer specific application program code, the unique ID-number and the calibration data for the sensor. Additionally, the embedded library functions developed by SENASIC cover standard tasks used by the application.

Table 1-1 Order Information

2 Pin Description

Figure 2-1 Pin Configuration (Top View)

Table 2-1 Pin Description

3 Specification

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

3.2 Operating Range

Table 3-2 Operating Range

3.3 Characteristics

3.3.1 Pressure Sensor

Table 3-3 Pressure Sensor 900kPa Variant

3.3.2 x/z-axis Acceleration Sensor

Table 3-4 x-axis Acceleration Sensor

Table 3-5 z-axis Acceleration Sensor

3.3.3 Temperature Sensor

Table 3-6 Temperature Sensor

3.3.4 Battery Sensor

Table 3-7 Battery Sensor Values Parameter Symbol Min. Typ. Max. Unit Note/Test Condition

Measurement range **1** V_{range} 2.1 3.6 V

3.3.5 Thermal Shutdown

Table 3-8 Thermal Shutdown

Measurement Error **VE**rror **VE**rror **1** -3 +3 +3 % Percentage of measurement value

3.3.6 General Purpose Digital I/O Pins

Table 3-9 Digital I/O Pins - Operating Range

Table 3-10 Digital I/O Pins - Electrical Characteristics

3.3.7 Power On Reset and Battery Monitoring

Table 3-11 Power On Reset and Battery Monitoring

3.3.8 FLASH Memory

Table 3-12 FLASH Memory

3.3.9 Supply Currents

Table 3-13 Supply Currents at 3.0V Supply Voltage

SNP739 Datasheet

3.3.10 LF Receiver

Note: [1] LF sensitivity levels are only valid for the specified carrier frequency range.

3.3.11 RF Transmitter

Table 3-15 RF1 Transmitter Characteristics

SNP739 Datasheet

Table 3-16 RF1 Crystal Oscillator

3.3.12 Wake-up and power-on timing

Table 3-17 Wake-up and power-on timing

4 Operating Modes and States

4.1 Operating Modes

The SNP739 provides three operating modes: normal mode, debug mode, programming mode/download mode. The operating mode is decided by GPIO0, GPIO1 power strapping. Operating mode will be latched at positive edge of power on reset (POR). And GPIO1, GPIO0 should be held at least 256ms for stable operating mode generation.

Table 4-1 Operating Modes Overview

Note:

[1] Debug mode: used for chip debugging.

[3] Working status in Normal mode: 1.Init. 2.Run. 3.CPU idle. 4.Powerdown. 5.Thermal shutdown.

4.2 Device states

In normal operation mode the SNP739 can be switched into several device states which differ in the number of enabled circuit blocks. For lowest power consumption unused blocks are disconnected from power supply, hence not even idle currents remain.

Table 4-2 Device states overview

Table 4-3 Power management

^[2] Programming /Download mode: Used for firmware download.

SNP739 Datasheet

Note: Active: block is powered, active and keeps its register contents; **Inactive**: block is powered, cannot be used, but keeps it register contents;**No supply**: block is not powered, cannot be used and all register content is lost.

4.3 State Transitions

[Figure 4-1](#page-16-1) shows the possible state transitions in normal mode. The central device state is Run state because only in Run state the state transitions can be configured. Entering other states from Run state is controlled by application code, either by calling firmware functions or setting control bits. State transitions from other states are controlled by hardware events, e.g. timer events or LF receiver events.

Figure 4-1 State transitions

Note: The system can be wakeup from CPU idle to Run state by any interrupt. ø

5 Functional Descriptions

5.1 Block Diagram

Figure 5-1 Block Diagram

5.2 Wake-up Controller

In a typical TPMS application the SNP739 is in power-down state most of its lifetime. In power-down state, which is triggered by calling the firmware function SysPowerDown() or SysPowerDownWithCarrier(), the device is controlled only by the wake-up controller. The wake-up controller is the block with highest priority in terms of power management. It is always powered and waits for a wake-up event from different sources. For lowest power consumption the wake-up controller is clocked by the 4kHz oscillator. If a wake-up event happens and the event is not masked then the wake-up controller powers on the system controller which takes over device control. Before code execution starts the CPU runs a firmware boot sequence and all registers are initialized with their wake-up values. In the case of normal mode the time from wake-up event occurrence until start of application code execution is in the range of several milliseconds. The implemented wake-up sources are:

- Wakeup timer
- LF-Receiver: carrier detector
- LF-Receiver: wakeup ID matching circuit

SNP739 Datasheet

• General purpose I/O (GPIO0~ GPIO5 configurable)

The second main function of the wake-up controller is reset handling. The reset signals are generated in the block "power supply and reset generator". A system-reset may be trigged by:

- Brown out (internal regulated voltage drops below a certain threshold)
- Power on
- **Software**
- Wakeup timer underflow

When Power on reset or Brown out reset occurs, all logic will be reset. After reset release, the chip work mode will be decided by the value of GPIO0 and GPIO1(see [Charpter 4.1](#page-15-1)). Period wakeup timer reset and software reset will not change chip work mode selection.

Furthermore, the wake-up controller comprises the LF ON-OFF timer that allows operating the LF-receiver with a configurable duty cycle for power saving reasons.

5.2.1 Wakeup Timer

The Wakeup timer is a 16-bit timer (SFRs WDOGH and WDOGL). The first main function is to periodically wake-up the device from power down. The timer is active in any low power state and is clocked by the 4kHz oscillator divided by 8 or 512 (SFR bit PMU_WDT_SEL). The Wakeup timer is counting down, a wake-up event is triggered upon timer underflow. Wakeup timer should be properly configured to avoid interrupting the telegram transmission or the data acquisition

The second main function of the Wakeup timer is used for Watchdog Timer purpose. In this case, the Wakeup timer is clocked by the 39 kHz oscillator divided by 64 or 4096 (SFR bit PMU_WDT_SEL). It is active in run states, idle state and cannot be disabled. In order to avoid a Wakeup timer reset event, the Wakeup timer must be configured to a safe value (i.e. 0xFFFF) in application code by writing the SFR WDOGH and WDOGL periodically. The user does not need to directly access the Wakeup timer registers since the firmware function FEEDWDG()can be used for Watchdog using.

Note: Note that the Wakeup timer is set to 0xFFFF after underflow.

The associated registers are:

- WDOGH, WDOGL: Wakeup timer counter
- TCONL.PMU_WDT_SEL: Setting this bit selects the Wakeup timer clock division value

5.2.2 LF ON-OFF Timer

The ON-OFF timer is used for switching the LF receiver on and off with a low duty cycle in order to save energy. The ON-timer is an 8-bit timer, and the OFF-timer is a 12-bit timer. Both the ON-timer and OFF-timer are clocked by 1kHz oscillator. Consequently, the timer supports long OFF-times of up to 4 seconds and shorter ON-times of maximal 0.256 second.

The user does not need to directly access the ON-OFF timer registers since the firmware function SysPowerDown() or SysPowerDownWithCarrier() can be used for configuration. Setting bits LF_LP_MODE

and LF_WAKE_EN activates the ON-OFF timer. The current count value of the ON\u0002OFF timer cannot be read by software.

Associated registers:

- PCON, bits LF_WAKE_EN
- LF_LP_CFG0, bits LF_LP_MODE

5.2.3 LF Receiver Wake-up/Resume Events

The LF receiver wake-up events are:

- Carrier detected
- Wake-up pattern match

5.2.4 General Purpose I/O Wake-up/Resume Event

Note: The General purpose I/O wake-up is triggered on low level only.

All I/O Ports (GPIO0~GPIO5) can be configured as an external wake-up source. In order to use this wakeup source, the corresponding GPIO needs to be configured as input (SFR bits GPIO0DIR~GPIO5DIR=1), the corresponding pull resistor must be enabled (SFR bits GPIO0 PUPD~GPIO5 PUPD=0) and the corresponding wake-up must be enabled (SFR bits IO0_WAKE_FLAG_EN=1 and IO1_WAKE_FLAG_EN=1) and the corresponding wake-up I/O must be selected(WAKE_IO_SEL[1:0]).

Associated registers:

- GPIODIR, GPIO input or output selection
- GPIOPUPD, GPIO wake-up enable and pullup/pulldown selection
- RFCNT1H, bits WAKE_IO_SEL[1:0], Wake-up I/O selection

5.2.5 Power-On and Under-Voltage Reset

[Figure 5-2](#page-20-0) shows the device behavior depending on voltage at VDD pin. If the voltage falls below a certain threshold *V*_{POR} a system-reset is triggered. The device stays in reset until the voltage at VDD pin exceeds the reset release threshold V_{THR} . After reset release the device initialization is started which takes a certain time, *t*ini. After the initialization phase the operation mode of the device can be selected by strapping the GPIO0 and GPIO1.

Figure 5-2 Power-On and Under-Voltage Reset Behavior

5.2.6 Software Reset

After a reset triggered by software the device runs through the reset boot sequence. The software reset can be triggered by setting the bit RESET (located in register EPCON) in application code. Software reset mainly focus on reset in Normal mode or Debug mode, and it will reset Core and System Controller block, and the chip mode selection is not affected.

Associated registers:

• EPCON(bit RESET for triggering software reset)

5.2.7 Thermal Shutdown

Thermal shutdown function is enabled by setting the bit TSHDWN_EN (located in register PCON) in application code, and the TMAX detector is active when TSHDWN EN=1. A flag TGOOD (location in register EPCON) is keep high level if the temperature is below the hot temperature threshold Thot th. If the temperature is above hot temperature threshold Thot_th, the flag TGOOD is pulled down by TMAX detector, so the application code can polling the flag TGOOD, then enter Thermal shutdown by setting the bit PDWN(location in register PCON). Once in Thermal shutdown the device is only release if the on-chip TMAX detector indicates a temperature below the hot release temperature Thot re. After release from Thermal shutdown a wake-up is performed.

Associated registers:

- EPCON (bit TGOOD for indicating TMAX detector)
- PCON (bit TSHDWN_EN for enable TMAX detector, bit PDWN for enter Thermal shutdown)

5.3 System Controller

Main function of the system controller is power management after device wake-up from power-down or device resume from CPU idle. Unlike the wake-up controller most other circuits can be disconnected from power individually. Depending on the device state the system controller connects the required blocks to the power domain. Here the device states are listed, ordered by current consumption, starting with the state with highest current consumption:

- Run state
- CPU idle state (Run state with CPU disconnected from system clock)
- Powerdown state (optional with LF receiver enabled)

5.3.1 Measurement Controller

Refer to the associated firmware function:

- MeasTemperature()
- MeasPressure()
- MeasVoltage()
- MeasGravity()

5.3.2 WAM Controller

Refer to the associated firmware function:

- WamB Init()
- WamB_On()
- WamB_Off()
- WamB_GetFiltCycle()

5.4 Clock Generators

The SNP73X comprises three on-chip RC oscillators in order to fulfill the extremely different requirements in terms of power consumption and cycle time for different operating states. A 4kHz oscillator is operated in power-down for lowest power consumption. A 39kHz oscillator is implemented for clocking the system controller and the digital part of the LF receiver. Finally, a 2MHz oscillator is mainly used for the ADC. The 2MHz clock may be divided (controlled by bit field SYSCLKDIV). The 39kHz oscillator is trimmed in production. However, the user can use the associated firmware function to calibration all the three on-chip RC oscillators if needed.

All the three on-chip RC oscillators can be configured as system clock for CPU (controlled by bit field SYSCLKSEL). Note that the 4KHz and 39KHz oscillator cannot be enabled simultaneously.

For RF transmission and calibration purposes a crystal oscillator (XTAL) is implemented as well. The XTAL can also used as system clock by configuring the SFR bits SYSCLKSEL and can be divided by configuring the SFR bits SYSCLKDIV

Figure 5-3 Clock distribution diagram

Associated registers:

- SYSCLKSEL (system clock selection)
- SYSCLKDIV (XTAL or RC OSC 2MHz clock division)

Associated firmware functions:

- ClkCal39K ()
- ClkCal2M ()
- ClkCal4K ()
- SYSCLK_SET_2MHZ ()
- SYSCLK SET 39KHZ ()
- SYSCLK SET 39KHZ OFF XTAL ()
- SYSCLK SET XTAL 2MHZ ()

5.5 Core

The Core comprises an 8051 based MCU and the following peripherals:

- **Timer Module**
- Hardware CRC

- I2C Controller
- UART interface
- SPI interface

5.5.1 Timer Module

There are 3 general purpose counters with 16 bits, Timer1/Timer2/Timer3.

• **Timer1**

This timer is a 16 bits counter. It counts down from the value previously loaded into the counter and stops when it reaches zero. The counter will not wrap around, so a new value must be written into T1L and T1H to start a new period count, and these values will be loaded on timer1 enable.

• **Timer2**

This timer is a 16 bits counter which can count-down or count-up. The following list is its work mode:

- 1. **mode 00**:16 bits decrease counter. In this mode, source clock is decided by SFR TCONL configure (system clock divided by 16 or 128). If the counter reaches zero, an all-zero detect will trigger on the next falling edge of the clock (which will stop the clock in the clock block).
- 2. **mode 01**:used as ADC data accumulator. During ADC working on, please not take timer2 as other normal usage.
- 3. **mode 10**: reserved by chip internal debug use.
- 4. **mode 11**:16 bits increment counter. In this mode source clock is decided by SFR TCONL configure. If the count-up bit is set then the source clock will be system clock divided by 16 or 128 which is decided by SFR FAST_T3 bit.
- **Timer3**

This is a 16 bits counter that can be used as a down counter.

When Timer3 is used as 16-bit down counter, the source clock is decided by SFR bit FAST_T3, and if the counter reaches zero, SFR bit T3_FULL will be set by hardware. In order to clear this interrupt, T3_ON should be off.

Associated registers for timer1/2/3:

- TCONH, TCONL
- TH1, TL1
- TH2, TL2
- TH3, TL3
- INTL (timer1/2/3 interrupt flag)

5.5.2 Hardware CRC

This module is a generic re-configurable CRC calculator for calculating the CRC of a variable length data sequence. The CRC order (up to 16), polynomial and initial value can be configured by the application.

The CRC is calculated on 8/16 bits basis, therefore the application must break up a long message into individual words and feed these to the calculator sequentially. The intermediate CRC value can be read from SFR CRCH/CRCL after each data input done.

• **CRC function:**

◦ **STEP1:** initial CRC setting.

Write 0x0000 to the CRC Generator Polynomial register (CRCPOLYH, CRCPOLYL)

Write 0x000F to the CRC Configuration register (CRCCON)

Write the initial CRC value to the CRC register (CRCH, CRCL)

Write polynomial to SFR CRCPOLYH, CRCPOLYL.

◦ **STEP2:**

Configure the module by writing the CRC order (eg. CRC16) and the message remainder fields of the CRC configuration register (CRCCON).

◦ **STEP3:**

Write the message to SFR CRCH/CRCL in sequence (MSB first).

Must send CRCH then CRCL.

◦ **STEP4:**

Update the CRC message remainder field of the SFR CRCCON with the remaining number of bits to process. Write the last message word to the CRC register.

◦ **STEP5:**

Read the final computed CRC value from the CRC register (CRCH, CRCL).

With hardware CRC associated registers:

- **CRCPOLYL**
- **CRCPOLYH**
- CRCCON
- CRCL
- CRCH

5.5.3 I2C Controller

The SNP73X features a slave hardware I2C interface with the fixed device address 0x6C. When the I2C is activated, pin GPIO0 is configured as input and serves as clock line (SCL). Pin GPIO1 is initialized as input, too, and serves as data line (SDA). Both lines need a pull-up resistor, either an external resistor or by activating the internal pullup resistors. The active device transmits data by pulling the data line low.

In program-mode and debug-mode the I2C interface is managed by an I2C firmware . Only certain I2C commands are available in these modes, no application code can be executed. The internal pull-up resistors are enabled by the I2C handler.

In normal mode the I2C (if needed) must be managed by application code. For activating the I2C interface the bit I2CEN must be set. The internal pull-up resistors are automatically set for GPIO0 and GPIO1. The port direction register is managed automatically by the I2C interface.

Receiving data from master in normal mode

Once activated, the I2C register waits for a start condition. The following 8 bits are interpreted as device address and compared to 0x6C. If the received address matches, acknowledge (ACK) is generated, i.e. the data line is pulled down on the 9th clock pulse. The next 8 bits are interpreted as data bits and are also acknowledged by pulling the data line low. The complete reception of a data byte is indicated by the flag RXRDY. The application code needs to poll this flag and fetch the data from the register I2CD. RXRDY must be cleared by firmware write 0 to it. This procedure is repeated for incoming data bytes until a stop condition is received. If the I2C event interrupt is enabled, the receiver raises an interrupt on every received byte from the I2C bus.

Transmitting data from SNP73X to master in normal mode

The LSB of the device address serves as a read-write indicator. Thus, in order to put the SNP73X in data transmission mode, the master must send the device address 0x6D.

A transmit data buffer is used for I2C transmitting data, and it only supports the transmission of two bytes messages from the chip. The TXRESET status bit must be cleared for the transmit data buffer and the two bytes data that make up the message should then be written into the buffer by the firmware. When a twobyte data has been transmitted, the TXDONE bit is set. If the I2C event interrupt is enabled, the TXDONE interrupt will only be raised for a two (or more) bytes read and once raised will not occur again until the status bit TXRESET has been cleared by the firmware.

Note: Note that the system clock should be at least 2 times faster than I2C master clock.

Associated registers:

- I2CS
- I2CD
- I2CEN

5.5.4 UART Interface

The SNP73X has a hardware UART interface. If enabled, pin GPIO3 serves as UART-TX and GPIO4 as UART-RX. The device embeds two universal synchronous/asynchronous receivers/transmitters which communicate at speeds of up to 2 Mbit/s.

Table 5-2 UART mode selection

$$
BaudRate = \frac{f_{SYS_clk}}{T3L+1}
$$

In mode 0 the Serial Port 0 operates as synchronous transmitter/receiver.8 bits are transmitted with LSB first. The baud rate is fixed at 1/12 of the main clock frequency. Transmission is started by writing data to UARTBUF register.

In mode 1 the UART operates as asynchronous transmitter/receiver with 8 data bits and programmable baud rate.

Timer 3 T3L used to generate baud rate. Transmission is started by writing to the UARTBUF register. The first bit transmitted is a start bit (always 0), then 8 bits of data proceed, after which a stop bit (always 1) is transmitted.

In mode 2 or mode 3 the Serial Port 0 operates as asynchronous transmitter/receiver with 9 data bits and programmable baud rate. Additionally, the baud rate can be doubled with the use of the SMOD bit of the SYSCON3[3] register. Transmission is started by writing to the UARTBUF register.

The feature of receiving 9 bits in Modes 2 and 3 of Serial Interface 0 can be used for multiprocessor communication.

Associated registers:

- UARTCON0
- UARTCON1
- UARTBUF
- SYSCON0(bit UART_EN)

5.5.5 SPI Interface

The SPI may be programmed to work as master or as slave device.

- Full duplex mode
- Master or Slave mode
- Four SPI working mode
- Master Clock rate up to Fclkper/2
- Slave Clock rate up to Fclkper/4
- Serial clock with programmable polarity and phase
- Master Mode fault error flag with interrupt capability
- Write collision flag protection
- Programmable 8-bit data transmitted Most Significant Bit (MSB) first or Least Significant Bit(LSB) first
- DMA mode up to 64-byte data transmitted
- Bi-directional mode

In master mode the SPI waits on write operation to "SPIDAT" register. If write operation to "SPIDAT" register is done, transmission is started. Data shifts out on "mosio" pin at the "scko" serial clock transition ("send_edge"). Simultaneously, another data byte shifts in from the slave on master's "misoi" pin ("capture_edge").

In slave mode the SPI waits on low level on "ssn" input. The "ssn" input must remain low until the transmission is completed. The beginning of transmission depends on the state of the "SPI_CPHA" bit of SPCON1 register. When "SPI_CPHA" is cleared, then the slave must begin driving its data before the first "scki" edge, and a falling edge on the "ssn" input is used to start the transmission. When the "SPI_CHPA" bit is set, then the slave uses the first edge of "scki" input as a transmission start signal.

The SPI interrupt request can be caused by the "spif" flag and "modf" flag. When the transmission ends the "spif" flag is set automatically by hardware. The "modf" flag is set automatically by hardware when level on the "ssn" input is inconsistent with respect to the selected operation mode (the SPI is configured in master mode and there is low level detected at "ssn" input) and the "ssdis" flag is cleared. The interrupt request is disabled when both flags "spif" and "modf" are cleared.

The DMA mode is enabled when "SPI_DMA_EN=1", and the SPI uses RAM address from 0x80 to 0xBF as transmit buffer and uses RAM address from 0xC0 to 0xFF as receive buffer. The number of data transmitted can be configured by setting "SPIDAT[7:2]" and the interval of two bytes data transmitted can be configured by setting "SPIDAT[1:0]". The "spif" is set by hardware When transmit finished. In Master mode, "ssn" is output to Slave device when "ssndis=1" during DMA mode transmitting.

The Bi-directional mode is enabled when "BIDIR_MODE=1". In this mode, the SPI uses only one serial data pin for the interface with external device. In the master mode, the GPIO3 becomes the serial data I/O, and the direction of GPIO3 is controlled by GPIO3DIR (GPIODIR[3]); In the slave mode, the GPIO4 becomes the serial data I/O, and the direction of GPIO4 is controlled by GPIO4DIR (GPIODIR[4]).In the bi-directional mode, the GPIO4 in master mode and the GPIO3 in slave mode are not occupied by the SPI, and can be used for other purpose in this case.

Associated registers:

- SPICON0
- SPICON₁
- **SPIDAT**

5.6 Memories

The 8051 based microcontroller core is able to address a 64kB wide range of code memory. In the SNP739 this address range is used for the following types of memory:

- 256 Bytes Flash memory for factory configuration data
- 6 KB Flash memory for Application code (user code sector)
- 2 KB Flash memory for Bootloader code
- 8 KB Flash memory for RomLibrary code
- 128 bytes Flash memory for user configuration data (user configuration sector)
- 128 bytes Retention RAM (XRAM)
- 256 bytes Data RAM (IRAM)

The content of factory configuration sector cannot be changed. Both sectors are protected against reading by lock-byte 1, which is factory set.

Figure 5-4 Memory map

5.6.1 Lock-byte

At the end of each flash sector there is a lock-byte, which may be enabled by the user in order to protect the sector against overwriting and reading.

Setting the lock-byte to 0xFF will result in an unlocked FLASH area, any other value must not be written to these locations. After programming a valid lock byte value, the new lock byte takes effect after the next system reset occurs.

Lockbyte1(LB1):

This lock byte protects the FLASH sectors factory configure against overwriting and erasing.

Lockbyte2(LB2) and lockbyte4(LB4):

These two lock-bytes protect the FLASH main code against overwriting, erasing (except limited internal production test mode) and read-out to prevent reverse engineering of the application code.These two lock-

bytes must be set at the end of the programming sequence of the code sector via the I2C interface. Once set, the available operating modes are limited.

The FLASH main area is organized into 128 pages (page0~page127) of 128-bytes each. The Lockbyte2 protects the FLASH main range from lower pages to upper pages, but the Lockbyte4 protects the FLASH main range from upper pages to lower pages. Once Lockbyte2 or Lockbyte4 is not 0xFF, the last page (page127) is always locked.

Table 5-3 Lockbyte2 for lock range of FLASH main

Where N is given from 0 to 127, and hex(N) denotes the hexadecimal value of N.

Lockbyte3(LB3):

This lock byte protects the FLASH sector (user configuration sector) against overwriting and erasing (except limited internal production test mode).This lock byte can be set either via I2C in PROGRAMMING mode in same programming sequence as lockbyte2 is set, or by using a dedicated library function in NORMAL mode by the software.

Table 5-5 Protected Flash

ø **Note:** [1] **R:** Read; [2] **W:** Write; [3] **SE:** Sector Erase; [4] **CE:** Chip Erase.

5.6.2 Flash Programming

For programming the user code sector or the user configuration sector in program mode there are two I2C commands available. The command Erase-Sectors for deleting the sectors as a whole and the command Flash-Write-Line for programming a 64-byte long flash line. For enabling the lock-bytes LB3 the value of the lock-byte location must be defined as 0x00 when writing to the corresponding line with the Flash-Write-Line command. The lock-byte LB2 and LB4 must be proper defined depend on the corresponding sector that need to be locked. If a lock-byte shall remain disabled, its value must be defined as 0xFF.

For programming the user configuration sector in normal mode, i.e. during runtime, the firmware functions FlashWrite() are available.

Attention: Note that the system clock must be switched to 2Mhz before calling this firmware function. \bullet

5.6.3 Retention RAM (XRAM)

In order to save information when the device is in a low power state or in Thermal shutdown there are 128 Bytes of retention RAM available. The retention RAM is mapped to the external RAM address space of the 8051 CPU. Hence, in a C environment, the directive XDATA must be used to define a variable located in retention RAM area.

When powered on for the first time, the value of the Retention RAM is cleared. In all subsequent running states, the enabled Retention RAM will maintain its value.

5.6.4 Data RAM(IRAM) and SFRs

The microcontroller core has a 256 Byte address space for data RAM that can be used in application code. The address space 0x80 to 0xFF of the upper 128 Bytes of data RAM is shared with the Special Function Register (SFR) bank. The two register banks are selected via addressing method. If direct addressing is used a SFR is selected, if indirect addressing is used data RAM is selected. The RAM in the lower addressing range can be accessed either by direct or indirect addressing. This is illustrated in Figure 5-5.

Figure 5-5 RAM/SFR map

5.7 Power Supply and Reset Generator

The Power Supply and Reset Generator provides the power for different voltage domains:

- Analog domain
- Digital domain
- Retention RAM

Furthermore, this functional block provides a reset signal on power-on and under-voltage for the wake-up controller (see [Chapter 5.2.5](#page-20-1)).

Note: A external capacitor must be connected to VDDREG-pin in order to stabilize the internal voltage. This pin must not be used as voltage supply for external devices.

5.8 Measurement Interface

The measurement interface block is the interface between the analog sensor signals and the digital signal conditioning domain. A multiplexer selects one of the following input signals for the 12-bit analog to digital converter:

- Pressure Sensor (located on separate MEMS chip)
- Temperature Sensor
- **Battery Voltage Sensor**

5.9 WAM Interface

The SNP73X has a smart WAM interface for wheel location. If enabled, the fixed phase will be detected. And an interrupt will be generated at this fixed phase. The ABS information corresponding to each interrupt is statistically analyzed and used for wheel auto mapping.

5.10 RF transmitter

There are two parts that build up the RF transmitter: RF encode generator and PLL/PA(PLL and RF output power amplifier). The RF encode generator receives parallel data from the CPU and encode them with the selected encoding format and shift the data bits to the PLL/PA. PLL/PA turn on/off the PLL/PA control signals at specified time according to the serial data received from the RF encode generator.

Figure 5-6 RF1 transmitter block

5.10.1 Manchester/PWM Encoder

The bit stream is usually encoded in an appropriate encoding scheme (e.g. Manchester, PWM, etc) for better data recovery. The chip supports Mark Space, Manchester and PWM encoding format.

The encode format is determined by the following register bits:

The following is RF encoder output for the different formats:

Figure 5-7 RF encoder

5.10.2 SD-PLL

There is a fractional-N PLL and can provide 315MHz and 433.92MHz output from 24MHz crystal or 12MHz as a backup option. Following the output of PLL, an internal PA is implemented to the external antenna through a matching circuit.

In ASK mode, the PLLFREQ0L/ PLLFREQ0H determines the carrier frequency.

In FSK mode, bit data 0 frequency is determined by the 13-bit value in the PLLFREQ0H/PLLFREQ0L and bit data 1 frequency by the 13-bit value in the PLLFREQ1H/ PLLFREQ1L.

These registers must be set prior to data transmissions and ideally should be set before PLL tuning.

$$
f_{PLL} = f_{PLL_REF} \times (N + \frac{PROG}{2^{13}})
$$

Where $f_{PL,REF}$ is the PLL reference clock(12MHz), PROG is the value of PLLFREQ0H/ PLLFREQ0L or PLLFREQ1H/PLLFREQ1L, N is fixed and it depends on the value of PLL_F433_EN (RFCON1H[7]).

The frequency limits of PLL are as following:

PLL_F433_EN(RFCON1H [4])	N	PROG1(decimal)	PROG1(heximal)	Frequency of PLL (MHz)
	26			312
	26	2048	0x800	315
	26	8192	0x2000	323.9985
	36			432
	36	1310	0x51E	433.92
	36	8192	0x2000	443.9985

Table 5-7 PLL frequency output of FSK modulation 24MHz

5.10.3 FSK Modulator

The FSK modulator is part of the SD-PLL. The SD modulator generates a data stream that corresponds to the FSK low frequency if the FSK data line is low and a data stream that corresponds to the FSK high frequency if the data line is high.FSK high frequency and FSK low frequency are determined by an 13-bit value PROG.

$$
f_{FSK_HIGH} = f_{PLL_REF} \times (N + \frac{PLLREQ1}{2^{13}})
$$

$$
f_{FSKLOW} = f_{PLL_REF} \times (N + \frac{PLLREQ0}{2^{13}})
$$

5.10.4 ASK Modulator

ASK center frequency is determined by an 13-bit value PROG.

$$
f_{ASK_CENREF} = f_{PLL_REF} \times (N + \frac{PLLREQ0}{2^{13}})
$$

5.10.5 RF Power Amplifier

In ASK mode, the PA toggles in sympathy with the serial transmission data. In FSK mode, the PA is active after the PLL is enabled and settles and remain active for the entire duration of the transmission.

The PA is automatically muted if the PLL lost lock duration transmission. In this situation, the PLL_LOCK_ALARM interrupt is asserted to indicate this fault.

Figure 5-8 ASK modulation

5.10.6 Crystal Oscillator

The SNP73X has a Pierce oscillator for generating the reference frequency for RF transmission. And the 26MHz, 16MHz, 24MHz crystal oscillator can be selectable.

5.10.7 RF Baud-Rate Generator

The baud rate setting is determined by the following register bits:


```
Table 5-8 RF TX baud rate configuration
```
BaudRate = TimingRate $\times f_{\text{SYS CLK}}$

5.11 RF Transmission Controller

The RF transmission controller is a state machine (FSM) for handling RF transmission without CPU support. The payload of the RF telegram needs to be generated in application code and stored in the upper RAM bank, starting at address 0x80. Then the RF transmission controller will be enabled and the device will be switched into system idle state for power saving. The CPU is halted/paused, while the RF state machine directly accesses to the RAM, and automatically transfers the data bytes of the payload to the manchester/ PWM encoder. The RF transmission controller also carries out the power management for RF transmission by controlling the PLL circuit, the crystal oscillator and the encoder.

The user can use the firmware function SendRfFrameXtal() to configure the RF transmission.

5.12 LF Receiver

The LF is designed for a carrier frequency of 125 kHz and for receiving manchester encoded data telegrams with a typical baud rate of 3900 bit/s. It is used for wake-up from power-down either by carrier detection (carrier wave detection mode) or telegram pattern match (telegram reception mode) for the following reasons:

- Triggering a pressure and temperature measurement;
- Triggering the transmission of a unique ID number;
- Triggering of operation modes;
- Update of user configuration data or user's applications.

5.12.1 LF Analog Front End (AFE)

The coil signal is amplified with an AGC and two cascade amplifiers and comparator. The data is decoded and captured. This mode support manchester format frame.

This LF system minimizes power consumption by allowing flexibility in choosing the ratio of on to off times (LF_LP_OFFCNTH, LF_LP_OFFCNTL, LF_LP_ONCNT) and by turning off power to blocks of circuitry until they are needed during signal reception and protocol recognition. In addition, this LF system can autonomously listen to valid LF signals, check for protocol and ID information which defined by wakeup pattern (LFWAKEH, LFWAKEL), and open the LF wakeup POWERDOWN flag enable bit PCON[4](LF_WAKE_EN), hardware will check pattern match automatically , then decide whether to open MCU power domain. So, the MCU can remain in a very low power mode until valid message has been detected.

Figure 5-10 AFE

5.12.2 LF Digital Baseband (DBB)

The LF can be configured for various message protocols and telegrams to allow it to be used in a broad range of applications. Block FSM and counter will use analog part signal "man_decode" to refer and judge whether valid LF message is received. SFR LFWORDCNT can config max multiply of16 bits data.

The message preamble must be a series of Manchester coded bits at the nominal 3.906-kbps (Tbit) data rate. A synchronization pattern is used to mark the boundary between the preamble and the beginning of Manchester encoded information in the message body.

The synchronization pattern is a non-Manchester specific pattern. Only if valid synchronization pattern is received, the LF will receive data messages, the data messages can include a 16-bit WAKEID value and other more bytes data. Messages may contain any number of data bytes, block ser2par will storage the data, user can read from LFRXDH and LFRXDL when SFR INTL[5] (LFINT ON) is set to 1 by hardware automatically, max word data number(including WAKEID) is defined by SFR LFWORDCNT. with the end-ofmessage indicated by detecting an illegal Manchester bit at a data byte boundary.

Figure 5-11 LF digital baseband block diagram

5.12.3 LF telegram

LF telegrams must start with a preamble in order to let the receiver establish an appropriate threshold for data demodulation. Preamble length must match LF Data Threshold settling time. It is followed by a defined synchronization pattern. Following the sync pattern comes a 16-bit long wake-up ID and an arbitrary number of data bytes. Wake-up ID and data bytes are Manchester encoded.

Figure 5-12 LF telegram

5.12.4 LF state machine

Associated firmware functions:

- LF_MSG_RX()
- CD_MSG_RX()

5.13 I/O-Port

The SNP739 features 6 general purpose I/O ports that can be accessed in application code via SFR.

When the device is powered on, it reads the GPIO1~0 input level status. If the status is' 01', it will enter the debugging mode; if the status is' 10', it will enter the programming mode, otherwise it will enter the normal mode.

All the GPIO can be configured for device wake-up from power-down state or resume from idle state by an external digital signal.

If the hardware IIC is enabled GPIO0 is used for the SCL signal and GPIO1 for the SDA signal.

If the hardware UART is enabled GPIO3 is used for the TX signal and GPIO4 for the RX signal.

If the hardware SPI is enabled GPIO2 is used for the SSN signal, GPIO3 for the MOSI signal, GPIO4 for the MISO signal, and GPIO5 for the SCLK signal.

Each GPIO has pull-up and pull-down resistor. In POWER DOWN state and THERMAL SHUTDOWN state the GPIOs keep their configuration.

Table 5-9 GPIOs function definition

SNP739 Datasheet

Associated registers:

- GPIODAT
- GPIODATN
- GPIODIR
- GPIOPUPD

6 Application Circuit

Figure 6-1 Application Circuit

注: L1/C5/C8/L2/C7/C12 value might be changed according to different antenna. n

7 Package Information

7.1 Package Outline

TOP VIEW

SIDE VIEW

BOTTOM VIEW

Figure 7-1 Package Outline

7.2 Footprint

Figure 7-2 Recommend footprint layout

7.3 Marking

Figure 7-3 Marking information

之:

1.LOT CODE*, The first seven digits indicate Lot code, the last digit is either 3 or 5, 3 representing 900kPa and 5 representing 1900kPa.

2.DATE CODE, Y representing year (When Y is "L", means 2021; "M" means 2022; "N" means 2023 and so on), WW representing week (When WW are "09", means the 9th week of the year).

7.4 Accelerometer

Figure 7-4 Acceleration sensor direction

8 Revision History

Table 8-1 Revision History